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ABSTRACT
Multimedia data have become an important objective in
wireless sensor networks. Due to the node resource cons-
traints (energy consumption, memory capacity, network
latency and throughput) the incorporation of image sen-
sor at the nodes is currently a challenge.
In this paper, we study diﬀerent node architectures,
evaluating processing time, energy consumption, image
quality and data delivery issues. The study shows that
a specialized image co-processor is an optimal solution1.
1. ARCHITECTURES AND IMAGE COM-
PRESSION
In Wireless Sensor Networks (WSNs) a node can con-
tain several sensors (temperature, humidity, solar radia-
tion, accelerometer, etc). This makes this technology
suitable for many applications where the nodes can be
attached (e.g. environmental and body monitoring, in-
dustrial automation or home automation).
In general, image delivery over a WSN involves ﬁve
steps: image acquisition, storing, processing, compres-
sing and delivery. Resource constraints force all these
steps to be optimized. The main optimization objectives
are 3: to maximize the quality of the transmitted image
and the network lifetime, and minimize the transmis-
sion delay. The optimization of the network protocol is
being widely studied in the literature [1], [2]. However,
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image acquisition, storing, processing and compressing
are becoming more and more important and should be
studied in depth.
In this paper, we analyze two diﬀerent hardware ar-
chitectures to obtain a preliminary comparative analy-
sis about resources optimization and system performan-
ces. Specially at the source node because requires higher
performances. The ﬁrst one is shown at ﬁgure 1: a sin-
gle node connected to a CMOS image sensor. Most
of these sensors allow a command-based dialog by a
serial interface (I2C or SPI). Typically, it is possible
to select the image format (CIF, GCIF), the data for-
mat (e.g. YCbCr 4:2:2, GRB 4:2:2 or RGB Raw Data),
camera parameters (exposure, gain and white balance)
and image quality parameters (brightness, contrast, sa-
turation, sharpness gamma, and windowing). Any other
operation or algorithm must be executed on the node
microcontroller, and the original and processed images
have to be saved to the internal memory.
Memory requirement is the ﬁrst problem to analyze.
One of the lowest standard image sizes, the QCIF (176
x 144) needs more than 64K for RGB color images, but
most motes platforms have less than 32K of RAM me-
mory. A row image can be delivered without processing
if it is split on the ﬂy (i.e transmitting each row after
being read from the camera). Just one row should be
saved in memory either in the source node or in any
other intermediate node. But the energy requiered to
deliver the image through the network is high, roughly
to the image size (N2). Furthermore, a packet loss can
degrade the image at the sink node, though a simple
interpolation algorithm can be used to estimate the lost
pixels and reconstruct the image. The reliability of this
scheme can be increased if the rows are also splitted
into two packets with the odd and even pixels, respec-
tively. Choosing diﬀerent paths for both increases the
probability of a packet loss but also one of them will
be more likely to reach the sink node. Again, lost pi-
xels can be estimated using an interpolation algorithm,
but in this case, the real pixels are uniformly distribu-
ted throughout the image, so the quality of the image
reconstructed by interpolation increases.
Figure 1: Reference architecture and an image
splitting scheme
A compression algorithm can reduce this energy sig-
nicantly , but no splitting on the ﬂy scheme is possible,
because the original and compressed images must be sa-
ved to memory. As we propose in the ﬁrst architecture,
an external memory ( i.e an I2C RAM) can solve the
problem. The new chip increases the energy consump-
tion in three ways: the chip power, the time needed to
transfer data from the camera (seconds), and a factor
caused by the ineﬃcient data access during the compres-
sion algorithm. All of them are insigniﬁcant compared
to the required processing time. To test it, we have im-
plemented a Haar transform for a grey QCIF image in
NesC for TinyOS. It takes 80 seconds!
The energy diﬀerence of this solution to the “on the
ﬂy scheme” can be approximated to:
ΔE ≈ N2 ·EBB (1−RC) + TP · PWC
where RC is the compression rate, EBB the energy
to broadcast a byte, TP the processing time, and PWC
the CPU power consumption for the processing time.
The ﬁrst factor, RC , is directly related to the image
quality. The Haar transform [3] reduces the image size
with a reasonable computation cost and high quality.
We measure this quality with a classical Peak Signal-
to-Noise Ratio (PSNR). For usual values of the PSNR
(25-40dB), the ﬁgures show that the compression ratio
can reach up to 98%. In addition to consumption ef-
ﬁciency, the memory required to host the compressed
image matches with that of most of the node platforms,
so that no extra memory is needed in the intermediate
nodes.
To reduce the processing time, we proposed a diﬀe-
rent architecture: a high performance microcontroller
acting as image co-processor. Even though the power
consumption of this co-processor is much more higher,
the processing time is substantially lower (the same ex-
periment with the Haar transform takes just 2 seconds!)
The microcontroller selected was the PIC32XMX-460
(0;303) (50;49) (80;41) (98;21)
Figure 2: Original and compressed images: (CR;
PSNR(dB))
with 32K RAM. In this case, the camera can be connec-
ted directly to the co-processor, so no external memory
is needed, and in consequence, no delay time to transfer
the pixels, no extra time to data access, etc.
Figure 3: Co-processor architecture
In a future study, we will analyze an FPGA to imple-
ment the image co-processor. The capacity of a FPGA
to execute parallel simple operations matches with the
spacial redundancy of many image processing algorithms.
Optimizing these algorithms for FPGAs, we expect to
reduce the processing time to milliseconds. Compared
with ASICs, the power consumption of an FPGA is con-
siderably higher. However, an FPGA can be reprogram-
med to update it to a speciﬁc application.
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